ω 2 Natural angular frequency of simplified equivalent circuit (see in Fig. 9 ). ω 3 Resonant angular frequency in circulating intervals. I p RMS current of sending coil. I s RMS current of receiving coil.
I. INTRODUCTION
T HE inductive power transfer (IPT) systems have drawing much attention in a wide variety of industrial and automotive, and transportation electric power applications such as battery chargers in automated guided vehicle, electric vehicles, and railways these days [1] - [8] . A high-frequency resonant inverter (HF-R INV) [9] shown in Fig. 1 generates resonant current to the sending coils. The output frequency depends on the switching frequency, which is based on industry science medical (ISM) band, so that 85 kHz is applied for kW-class IPT systems whereas 13.56 MHz and its integer multiples for low-power applications such as home appliances. Reduction of switching and conduction power losses is the most critical concern of technology for a high efficiency in the IPT systems.
The conventional circuit configuration for the receiving coil comprises of the diode rectifier and dc-dc converter for accommodating a wide range of the battery voltage variation. The two-stage power converter induces a large amount of power dissipations, then deteriorates the power conversion efficiency. An effective solution for the technical problem is to employ an active rectifier for the secondary side, as reported in [10] - [12] , which is truly beneficial due to the less number of switches and components. Wide-bandgap power devices, especially, enhancement-mode (e-mode) normally-off GaN power transistors are promising semiconductor power devices for improving the converter efficiency by superseding a superjunction (SJ) power MOSFET. The cascode-type GaN power transistors have been evaluated in LLC resonant power converters for switching power supplies [13] and buck converters. The stray inductance within the two dies induces the parasitic ringing at the switching transitions, which results in emission of radiation noises. The low-voltage e-mode GaN power transistor has also been applied into synchronous rectifier in LLC dc-dc converters and nonisolated buck converters [14] ; however, evaluation of the high-voltage type in the practical converter has not yet matured.
The e-mode GaN-HFET with a high voltage rating such as 600 V is effective for application of voltage-source HF-R INV with the minimized stray inductances within the die chip. In particular, a 600-V GaN-HFET has been developed in the past decades [15] , [16] , which has attractive features such as high breakdown voltage and fast speed, and current-collapse-free in addition to zero-reverse-recovery switching performance. The low on-resistance of GaN-HFET is truly attractive for the active rectifier of IPT from the viewpoint of low conduction losses, as illustrated in Fig. 2 . The GaN-HFET of the tree-pin packages such as TO-220 and TO-247 suffer from the lead inductances around the gate and drain loop [17] . These stray inductances induce high dv/dt rate and surge voltages, which damages the GaN-HFET with a low threshold gate-source voltage. The lossless snubber capacitor assisted edge-resonant switching technique is quite effective for suppressing the hard-switching commutation by the complete edge-resonant zero-voltage soft switching (ZVS) for the high-voltage GaN-HFET even with a small and nonlinear output capacitance [18] . It should be notated that ZVS is defined as the slow dv/dt at the turn-off transition, whereas the zero voltage instant for the turn-on transition.
The high-frequency ac (HFAC) linked bridgeless active rectifier has unique operating principle and control scheme, which has no similarity with a conventional bridgeless power-factorcorrection converter and a totem-pole rectifier interfacing with a utility-frequency ac (UFAC) power source [19] . A secondaryside phase shift controlled HF active rectifier has been proposed in [20] . However, the phase shift is not suitable for synchronous rectification (SR), thus, hard to reduce the conduction power losses in the e-mode GaN-HFET rectifier. In addition, any communication of the control signal between the primaryside and secondary-side circuits is necessary for performing the secondary-side phase shift pulse width modulation (PWM), which might cause complexity of controller design for IPT systems.
This paper presents a new GaN FET-applied ZVS edge-and load-resonant (multiresonant) dc-dc converter for IPT applications. The lossless snubber-assisted GaN-HFET half-bridge HF-R INV and HF bridgeless rectifier (BLREC) are employed for IPT sending and receiving coils. The proposed circuit topology enables the dual control methodology between the sending and receiving coils, pulse frequency modulation (PFM) in the HF-R INV for the resonant frequency tracking, and PWM hybridized with SR in the HF-BLREC for adjusting the input and load impedances as optimum values. The advanced feature of the GaN-HFET for the IPT converter exists in the low onresistance and low gate charge that are superior to SJ-MOSFET in the equivalent voltage rating.
The rest of this paper is organized as follows: The circuit topology and operating principle are explained in Section II. The theory of secondary-side (receiving coil side) PWM is described with a time-domain analysis in Section III. Experimental results of a 700-W IPT converter prototype based on a 600-V GaN-HFET are demonstrated in Section IV by comparing with an SJ-MOSFET-based prototype under the hard switching and ZVS conditions, then the practical advantages of the proposed converter are summarized in Section V.
II. CIRCUIT TOPOLOGY AND OPERATION

A. Circuit Configuration
The circuit topology of the proposed converter is presented in Fig. 3 .
The primary-side (sending coil side) HF-R INV generates the resonant current through the series compensation network L 1 -C 1 -C 2 , whereas the HF-BLREC regulates the resonant current via the series compensation network L 2 -C s in the receiving side. All the active switches Q 1 -Q 4 of GaN-HFET operate with the edge-resonant ZVS based on the lossless snubber capacitors C s1 -C s4 . The edge-resonant ZVS is effective for the 600-V GaN-HFET since the output capacitance (C oss ) is nonlinear and too small to reduce the dv/dt rate at the turn-on /-off transitions for the several hundred dc voltage. The current phase of i p should be lagged for the voltage v p in the HF-R INV in order to attain ZVS, whereby the switching frequency of Q 1 and Q 2 can be controlled by the principle of phase-locked loop (PLL), as shown in Fig. 3 .
The SR and secondary-side PWM is applied into Q 3 and Q 4 , which is advantageous to the delay time control based on the zero current detection of primary side [21] . The pseudodiode mode, which is drawn in Fig. 2 can be minimized at the turn-on transitions of Q 3 and Q 4 , consequently, the conduction power loss is minimized for the GaN-HFET in the HF-BLREC.
The HF-R INV operates with the inductive load condition for achieving ZVS, while the secondary-side HF-BLREC deals with the fundamental frequency components of sending and receiving coil currents. The resonant frequencies f r 1 and f r 2 of the primary-and secondary-side series resonant tanks are determined with respect to the switching frequency f s of Q 1 -Q 4 as
where the primary-side resonant capacitors C 1 , C 2 are of the same value and combined as C r = C 1 + C 2 .
B. Operating Mode Transitions
The key voltage and current waveforms are illustrated in Fig. 4 . The corresponding mode transitions and equivalent circuits are depicted in Fig. 5 . The switching one cycle is divided into 14 modes as follows.
[Mode 1. Steady-state power transfer in series load resonant] (t 0 ≤ t < t 1 ): The current i Q 1 through Q 1 naturally changes its direction at t 0 due to the series load resonant in the HF-R INV, then power is fed from the dc input to the dc load through the sending and receiving coils.
[
Mode 2. ZCS turn-off in D o1 and edge resonant in HF-
The current i D o 1 through D o1 decreases naturally to zero at t 1 by the series load resonant, whereby the ZCS turn-off without any reverse recovery current can be achieved in D o1 . At the same time, the lossless snubber capacitor C s3 begins to discharge with the edge resonant.
[Mode 3. SR turn-on in Q 3 ] (t 2 ≤ t < t 3 ): The voltage v Q 3 across the secondary-side GaN-HFET Q 3 descends to zero level at t 2 , after which the gate signal is immediately supplied to Q 3 by SR. Accordingly, the reverse FET conduction starts in Q 3 . The switch-on terms of the secondary-side GaN-HFET Q 3 and Q 4 are overlapped in this interval.
Mode 4. Edge resonant in HF-BLREC] (t 3 ≤ t < t 4 ):
The gate signal of Q 4 is removed at t 3 , then the voltage v Q 4 across Q 4 starts to rise gradually with the receiving coil current i s . 4 and D o2 forward biased] (t 4 ≤ t < t 5 ): The voltage v Q 4 across Q 4 reaches the same level as the output voltage V o . Accordingly, the high-side diode D o4 is naturally forward biased and the magnetic energy stored in the receiving coil is released to the load. On the other hand, the magnetic energy is stored in the sending coil.
[Mode 5. ZVS turn-off in Q
Mode 6. Edge resonant in HF-R INV] (t 5 ≤ t < t 6 ):
The gate signal of Q 1 is removed at t 5 , then the lossless snubber capacitor C s1 charges while the counterpart snubber capacitor C s2 discharges. Accordingly, the voltage v Q 1 starts to rise gradually, while v Q 2 declines with a certain slope.
[Mode 7. ZVS turn-off in Q 1 and ZVZCS turn-on in Q 2 ] (t 6 ≤ t < t 7 ): The voltage v Q 1 reaches to V in at t 6 , whereby the ZVS turn-off attains in Q 1 . The voltage v Q 2 decreases to zero at t 6 , after which the gate signal is supplied to Q 2 . Thus, ZVZCS turn-on can be attained in Q 2 by SR.
[Mode 8. Steady-state power transfer in series load resonant] (t 7 ≤ t < t 8 ): The current i Q 2 through Q 2 changes its polarity at t 7 due to the series load resonant in the HF-R INV. Accordingly, power is fed to the dc load through the primary and secondary-side circuits.
[ naturally to zero at t 8 by the series load resonant, whereby the ZCS turn-off can be achieved in D o2 without any reverse recovery current. At the same time, the lossless snubber capacitor C s4 begins to discharge in the edge resonant.
Mode 9. ZCS turn-off in D o2 and edge resonant in HF-
[Mode 10. SR turn-on in Q 4 ] (t 9 ≤ t < t 10 ): The voltage v Q 4 across the secondary-side GaN-HFET Q 4 descends to zero level at t 9 , after which the gate signal is immediately supplied to Q 4 by SR. Thus, the reverse FET conduction is initiated in Q 4 . The switch-on terms of the secondary-side GaN-HFET Q 3 and Q 4 are overlapped in this interval.
[Mode 11. Edge resonant in HF-BLREC] (t 10 ≤ t < t 11 ): The gate signal of Q 3 is removed at t 10 , then the voltage v Q 4 begins to rise gradually with the receiving coil current i s .
[Mode 12. Magnetizing energy released and power fed to load] (t 11 ≤ t < t 12 ): The low-side switch Q 2 of the HF-R INV is on-state and the magnetizing inductance releases its energy to the load through sending and receiving coils. The diode D o1 is forward biased, while the active switch Q 4 is in the reversely conducting FET mode of GaN HFET.
[Mode 13. Edge resonant in HF-R INV] (t 12 ≤ t < t 13 ): The gate signal to the low-side switch Q 2 is removed at t = t 12 , then the lossless snubber capacitor C s2 is charged while C s1 is discharged simultaneously by the sending coil current i p . The voltage v Q 2 across Q 2 starts to rise gradually while the voltage v Q 1 across Q 1 decreases gradually. [Mode 14. ZVS turn-off in Q 2 and ZVZCS turn-on in Q 1 ] (t 13 ≤ t < t 14 ): The voltage v Q 2 reaches V in at t 13 , and therefore, the ZVS turn-off is completed in Q 2 . The voltage v Q 1 decreases to zero at t 13 , after which the gate signal is supplied to Q 1 . Thus, ZVZCS turn-on can be attained in Q 1 by SR.
The voltage and current waveforms of the secondary-side Q 3 and Q 4 with SR are illustrated in Fig. 6 . The reversely conduction intervals Modes 14→ 1 → 4, for Q 4 and Modes 6→ 11 for Q 3 are comprised of the reverse FET conduction from source to drain with the gate-driven on. Accordingly, conduction losses are well reduced owing to the low on-resistance of GaN-HFET. 
III. ANALYSIS ON SECONDARY-SIDE PWM POWER CONTROL
The sending and receiving coils can be modeled by using the HF transformer of the lumped-parameter circuit in the frequency band less than several hundred kHz. Fig. 7 displays the magnetically coupled inductor model and the HF transformer model of the sending and receiving coils. The leakage and magnetizing inductances, which depend on the gap length between the two coils are uniquely expressed by L r and L m in Fig. 7(b) , where the winding turns ratio a of ideal transformer (I.T.) is defined with the coupling coefficient k as
The key waveforms of the HF-BLREC with the PWM patterns of Q 3 and Q 4 are depicted in Fig. 8 . The corresponding equivalent circuits based on the sinusoidal approximation are introduced in Fig. 9 . The equivalent ac resistance R ac (see the Appendix) can be determined as
where D denotes the on-duty cycle of Q 3 and Q 4 as
The output dc voltage V o can be expressed with D under the ideal condition where only the fundamental component of the HF-BLREC input voltage v s is considered due to the series resonance as
Considering the converter operation is symmetric in t 0 -t 7 and t 7 -t 14 in Fig. 8 , the sending and receiving coil currents i p , i s are expressed from Fig. 9 (b) during the power transfer interval t 0 ≤ t < t 5 as
where the load-resonant angular frequency ω 1 , natural angular frequency ω 2 with the reflected load resistance, and the initial phase angles α 1 , α 2 are defined by The two coil currents can be expressed for the freewheeling interval t 5 ≤ t < t 7 as
where the resonant angular frequency ω 3 of receiving coil current circulating mode and initial phase angles α 3 , α 4 are defined by
Eliminating the interval t 5 ≤ t < t 7 , which is irrelevant to the power transfer, the output power P o can be written with rms value I s of i s from (10) and (16) as
where the time instant t 5 is expressed by
The steady-state characteristics based on (20) are illustrated in Fig. 10 , whereby the wide range of power regulation is theoretically demonstrated. Thus, the principle of the secondary-side PWM scheme is theoretically proven hereby.
IV. EXPERIMENTAL VERIFICATION
A. Specification of Prototype
The practical effectiveness of the proposed converter and control scheme is investigated by experiment of the prototype. The exterior appearance of a 700-W prototype is shown in Fig. 11 . The circuit parameters and specifications are summarized in Table I . It should be remarked here the dc input voltage V in is set as 230 V for the sake of experimental constrain, therefore the power rating is scaled down as 700 W. The secondary-side high-speed SR controller IR1167 is adopted for the HF-BLREC for self-driving of Q 3 and Q 4 , respectively. The sending and receiving coils are assembled in a circular shape with high-frequency LITZ wires that are attached with ferrite cores as portrayed in Fig. 12 . The double-ring circular coils are adopted for both the sending and receiving coils to maximize the cross-section area of magnetic flux. Specifications of the coils are indicated in Table II . In order to focus on the performance evaluation of the converter topology with GaN-HFET, the gap length and coupling coefficient between the two coils are fixed in the experiment.
The fundamental frequency of the sending and receiving coils is determined as 85 kHz for harmonizing with the ISM frequency band of practical IPT systems. The primary-side resonant frequency f r 1 is set as 79 kHz on the basis of (1) for achieving ZVS in the HF-R INV. The secondary-side resonant frequency f r 2 and the switching frequency f s of all the active switches are decided at 85 kHz; the practical switching frequency suitable for kW-class IPT systems with a high-voltage GaN-HFET. As a result, the resonant capacitors of the primary-and secondaryside compensation networks can be designed from (2) and (3) as C 1 = C 2 = 33 nF and C s = 56 nF, respectively.
The electrical characteristics of GaN-HFET and SJ-MOSFET are summarized for comparison in Table III . The voltage and current ratings are identical as 600 V and 15 A, which is the basis of the power device selection for the comparative experiment. In contrast, the on-resistance R ds,on and gate charge of GaN-HFET are much lower than those of SJ-MOSFET in the equivalent package size.
B. Experimental Results
The operating waveforms of the GaN-HFET-based HF-R INV are displayed together with the sending and receiving coils in Fig. 13 . The ZVZCS turn-on and ZVS turn-off operations are observed in each of the active switches that are assisted with the lossless snubber capacitors C s1 and C s2 .
The operating waveforms of the HF-BLREC are depicted in Fig. 14 for D = 0.75 and P o = 190 W. The surge voltages emerge at the turn-off transitions of Q 3 and Q 4 in the case of nonedge-resonant (without lossless snubber capacitors) and hard switching due to the tiny output capacitance of GaN-HFET. In addition, the turn-on transitions of D o1 and D o2 appear with a high dv/dt rate as observed in Fig. 14(a) . The ZVS turn-off and ZVZCS turn-on operations maintain in Q 3 and Q 4 due to the effect of the edge-resonant ZVS, as observed in Fig. 14(b) . The ringing currents occur at the turn-on transitions of D o1 and D o2 , which derive from the oscillation of the lossless snubbers C s3 , C s4 and stray inductances of the HF-BLREC. However, the slow dv/dt rate can be attained at the turn-on transitions due to C s3 and C s4 , and therefore, soft commutation can maintain for D o1 and D o2 .
The radiation noise spectrums from the HF-BLREC are compared in Fig. 15 for nonedge-resonant and edge-resonant ZVS conditions. The noise emission levels are measured with a nearfield noise probe at the distance of 10 mm from Q 3 and Q 4 , as portrayed with Fig. 11 . The noise emission is relatively outstanding around 6 MHz in the ZVS condition. This is due to non-ZCS turn-on in D o1 and D o2 for the duty cycle D > 0.5, which is caused by the stray inductances of wire patterns on the printed board and junction capacitances of D o1 and D o2 . In contrast, the radiation noises are reduced by ZVS over 10 MHz frequency band, thus the high-frequency noise emission can be minimized by the edge-resonant ZVS in the HF-BLREC.
The steady-state characteristics of PWM-controlled output power are presented in Fig. 16 . As theoretically discussed in Fig. 10 , the output power is continuously regulated by the secondary-side PWM with the wide range of ZVS operations.
The actual efficiency curves are compared among the HF-BLREC-based prototypes with GaN-HFET and SJ-MOSFET operating as synchronous rectifier, and the conventional fullbridge diode rectifier (D-REC) in Fig. 17 . Note here the output power is controlled by PFM (f s variation: 85-130 kHz) in the ZVS HF-R INV with GaN-HFET for all the prototypes. The higher efficiency is observed in the proposed converter with the GaN-HFET-based HF-BLREC over the whole range of output power, and the maximum efficiency is recorded as 93.4% at P o = 700 W.
The actual efficiency characteristics are compared in Fig. 18 between the hard switched and ZVS HF-BLREC-based prototypes with GaN-HFET and SJ-MOSFET, respectively, all of which are controlled by the secondary-side PWM under the condition of constant switching frequency (f s = 85 kHz). Note here the primary-side converter consists of the switching frequency GaN-HFET ZVS HF-R INV for all the prototypes. The higher efficiency can be observed in the ZVS HF-BLREC over the whole range of output power, and the maximum efficiency is recorded as 93% at P o = 700 W. The efficiency improvement will be more outstanding for higher switching frequency condition.
The power loss analysis of the prototype is shown in Fig. 19 (a) and (b) for the several output power settings. The switching power losses are eliminated completely from the breakdowns owing to the wide range of ZVS in Q 1 -Q 4 and ZCS in D o1 and D o2 . The power losses of the input and output filter capacitors are also precluded from the display of loss breakdowns; 6.2 W@100% load, 4.6 W@60% load, and 4.4 W@30% load. Fig. 19(a) displays the power loss breakdown of the primaryside HF-R INV. The conduction power losses of Q 1 and Q 2 make the smaller parts than the copper loss of the sending coil. The power loss breakdown of the HF-BLREC is revealed in Fig. 19(b) . The ratio of conduction power losses of Q 1 and Q 2 increases while that of D o1 and D o2 decreases according to the reduction of output power. Expansion of the overlapped time interval between Q 3 and Q 4 may cause increase of power consumption in the secondary-side active switches Q 3 and Q 4 .
V. CONCLUSION
The HF-BLREC-applied GaN-HFET ZVS multiresonant dcdc converter for IPT systems was newly proposed and discussed in this paper. The secondary-side PWM was introduced in the proposed converter, and then, the output power regulation was verified by the experimental results independently from the primary-side GaN-HFET-based HF-R INV. The power conversion efficiency can improve under the condition of loosely coupled coils by the effect of edge-resonant and series loadresonant operations, as well as the low on-resistance of GaN-HFET, compared to same ratings SJ-MOSFET-based prototype. The maximum efficiency over 93% was achieved in the dc-dc power conversion stage with the assistance of SR, whereby the pseudodiode mode of GaN-HFET was eliminated, and the low on-resistance was maintained for the reversely conducting interval. The radiation noise was reduced in the frequency band over 10 MHz by applying the edge-resonant ZVS technique for all the GaN-HFET.
The closed loop controller design and the experiment evaluation will be a future research subject.
APPENDIX DERIVATION OF EQUIVALENT RESISTANCE R AC
The power balance of input and output sides are expressed under the ideal condition by referring to Fig. 9(b) and (20) 
Substituting (22) and (23) into (21) yields the definition of R ac in (5).
